

MS-7A38 Ver:6.0

- CPU:

AMD AM4
- System Chipset:

Promontory B350/A320
(Value DIY or System Builder)
- Main Memory:

DDR IV * 4 MAX:64 GB
- VRM


RT8894 4+2
- On Board Chipset:

LPC Super I/O --NCT6795D
LAN RTL8111H
Azalia CODEC - Realtek ALC887
- Expansion Slots:

From CPU
PCI Express X16 Slot * 1
PCI Express X1 Slot * 1
PCI Express X1 Slot * 1
- OCF IC:


UP6273

FUSION BLOCK DIAGRAM



AMD AM4

01 Block Diagram	37 DVI Connector
02 Cover Sheet	38 HDMI
03 FM4 DDR4 I/F	39 ACPI uPI-5VDIMM&3VSB
04 AM4 PCIE/SATAE	40 PM-NB681-1.05V/GS7133-2.5V
05 AM4 Display/Audio	41 DDR PWR VPP25/VTM-MP2143
06 AM4 SVI/ACPI/GPIO	42 DDR4 8125E Power
07 AM4 LPC/SPI/USB/CLK/STRAP	43 CPU Power 1P8V-MP2147
08 AM4 Power/RTC Power/ 09 AM4 GND	44 CPU Power VDDP-RT8125E
10,11 DDR4-DIMM CH-A/B	45 CPU Power Connector/PWRGD
12,13 DDR4-POWER/GND	46 CPU Power RT8894 4+2 Phase
14 Promontory-PCIE/SATA/SATAE	47 / 48 CPU Power Phase 1-4
15 Promontory-USB/OC	49 CPU Power NB Phase 1-2
16 Promontory-CLK/ACPI/GPIO	50 CPU Power NB Switch/NCT3933
17 Promontory-Power / 18 Promontory-GND	51 UP6273 CURRENT SENSE
19 Reserve	52 ATX/Front Panel
20 PCIE X16 /21 PCIE X1*2) SLOT	53 ALL LED
22 SIO NCT5565	54 ALL LED Control
23 HWM/COM/Debug LED	55 BOM Option
24 CPU/SYS FAN Control TYPE K	56 RTC Circuit/Moat Cap
25 CPU/SYS FAN 2	57 History
26 LAN-RTL8111H	58 Power Sequence
27 / 28 Audio ALC887	59 GPIO MAP
29 USB Rear PS2+USB2.0	60 Power Map
30 USB Rear LAN+USB3.1 GEN1	
31 Rear USB3.1 TYPE A	
32 USB Rear HDMI+TYPE A	
33 USB Front Side	
34 M.2	
35 SATA Connector	
36 DP to VGA ITE6516	



N12-331A030-L06

N12-331A030-L06

TYPE 0	PCIE	SATA
TYPE 2/3	2 or 4	2 or 0

Only supported on AMD Family 17h/Models 00h-0Fh



Not supported on AMD Family 15h Models 60h-6Fh

CPUIC

PCIE


SATA Express


N12-331A030-L06









N12-331A030-L06


VDDIO_AUDIO Circuit














N13-2880561-L06


DIMM SLOT PN BY SPEC




N13-2880561-L06




DIMMA1B



N13-2880561-L06





DIMMA2B




N13-2880561-L06

DDR VREF




(place resistors close to DIMMs)




N13-2880561-L06





N13-2880561-L06




N13-2880561-L06







N13-2880561-L06



B01-21808L5-A08



Follow C





VCC3


Resistor	Value	GPIO Pin	Resistor	Value
R629	10K	GPIO2	R630	10K
R642	10K	GPIO3	R641	10K
R652	10K	GPIO4	R655	10K


	A320	B350
GPIO2	0	1
GPIO3	0	1
GPIO4	0	1

Date:	Wednesday, September 26, 2018	Sheet	16	of	60
-------	-------------------------------	-------	----	----	----




B01-21808L5-A08






MSI CONFIDENTIAL
00017967 jonepei (裴亮樂)
RD(C)2018112901 RMA工程課
石阿鋒 (00068760)


 MICRO-START INTL CO.,LTD.		
Title PCIE CLK		
Size	Document Number	Rev
Custom	MS-7A38	6.0
Date: Wednesday, September 26, 2018 Sheet 19 of 60		

PCI EXPRESS x16 Slot

PCIEX1 12V 0.5A
3.3V weak 375mA



C71-2711891-F70





C71-56106N1-F70

SMBus separate circuit



PCIEX1 12V 0.5A
3.3V weak 375mA




PCI Express x1 Slot *2

+12V	- 1 A
+VCC3	- 6A
+3V3_S5 (wake)	- 750mA
+3V3_S5 (no wake)	- 40mA

MSI
Link to the Future
MICRO-START INT'L CO.,LTD.



Title PCI E X4(X1*2) SLOT		
Size Custom	Document Number MS-7A38	Rev 6.0
Date: Wednesday, September 26, 2018	Sheet 21	of 60




POWER ON STRAPPING PIN FOR NCT6793/6795

PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESP1_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMOD2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST





Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO




SIO HM Voltage over 2.048V will not detect




COM PORT




PROM RESET




CPU RESET




2.GPIO パBIOSち伝 PWM/DC MODE




Internall pull up 1.65V




Internall pull up 1.65V






Resever For FIX DC or PWM MODE USE By PM SPEC




GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
Default	AUTO MODE
	GPI (Floating)

Internall pull up 1.65V



RTL8111G/RTL8111H Giga LAN







8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15




8111H POWER Consumption





	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15




ALC892

Follow APU power well






PS2+USB








USB Power





USB3.1 GEN1









VR Sloution U2 redriver

00017967 MSI CONFIDENTIAL
RD(C)2018112901 jonepei
石阿鋒 (00068760) RMA工程課




LAN+USB






NEAR CONNECTOR




APU_TYPE	CORETYPE 1	U30_OC#0	APU_USB_OC#0
BR	0	0	0
Act. Low	0	1	1
SM/RV	1	0	1
Act. High	1	1	0


Front USB2.0





R3C-0000012-W08



R3C-0000012-W08













D0G-06A030C-A68
















C71-1011711-F70


Front USB2.0






Front USB3.1 GEN1




M.2 Connector
3.3V@2.5A




3.3V@2.5A



M.2 Switch




HW Default
M.2 Insert




SW:
H:M.2 PCIE
L:M.2 SATA

SATA Connector









If connect to eDP port,must confirm whether it support hot plug detection HPD and re-auxtraining




DVI level shifter





VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)



D0G-06A030C-A68




D0G-06A030C-A68




HDMI CONNECTOR


For HDMI 1.4







HPD Circuit




Connector Power




For EMI




AUX Level Shifter





Connector




5VDIMM FOR DDR





5VDUAL For 3VSB CPU 1.8V VDDP



SIO_3VA



3VSB cost down




FOR Promontory 1.05V_S0

1.05V
S0:5.5A
S5:0.05A


support OV=>NB685
not support OV=> NB681

IMAX 10A
ILIMIT=10A~12A
IOC=ILIMIT+40%*IMAX/2=12A~14A.
0.7776uH≤L≤1.1664uH




FOR Promontory 1.05V_S5

0.05A




Promontory-2.5V

2.5V; 900mA




4DIMM : VPP25

2.5V@2.24A




Input Current = $(2.5 \times 2.24) / 5 = 1.12A$





DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



DDR4_1.2V@26.2A

15.5A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT





6.39,43,44,45 APU_AM4R1>>D27 S-RB751V-40 DDR_EN


EN: VIH2V
EN pin Maximum: 5.5V, RECOMMENDED: 3.6V

EDC: $I_{rms} = I_{out} / N * \sqrt{ND(1-ND)}$
CORE:
 $D = V_{out} / V_{in} = 1.2 / 5 = 0.24$
 $N = \text{Phase number} = 1$
 $= 26.2 / 1 * \sqrt{0.24 * [1 - 0.24]}$
 $= 11.189A$

$OCF = 26.2A * 1.5 = 39.3A$
 $R_{ocs}(R95) = OCF * R_{dson} [Low\ side] / 10uA$
 $= 35A * 1.65mohm / 10uA$
 $= 5.77K$




ALL POWER GOOD MUX



S0 PG

S5 PG


VRM_Enable circuit





CPU VDDP NOT SUPPORT TYPE2


CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	X	0	0
SR	2	1	1
RV/ZP	3	1	0

		BOOT VOLTAGE
SVC	SVD	Pre_PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




VCORE 95W TDC:80A EDC:125A
VCORE 65W TDC:65A EDC:95A





VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A




FOR VCCP_SOC_S5
0.9A


TYPE0 Only

S5_MUX_CTRL
HIGH:S0
LOW: S3/S5


H: +VDDCR_FCH ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V), VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB



(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0





Over Voltage Control IC



UPI VOLTAGE CONSOLE


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



**MICRO-START INT'L CO.,LTD.**

Title CPU Power NB Switch/NCT3933		
Size Custom	Document Number MS-7A38	Rev 6.0
Date: Wednesday, September 26, 2018		Sheet 50 of 60

NB EDC MAX75A



$I_{\text{mon}} = 10\mu\text{A} = V_{\text{in}} / 2\text{A}$ (NCT3933一階做2A拓展)
 $I_{\text{in}} \times R_{\text{dc}} / R_{\text{csn}} = I_{\text{mon}}$
 $2\text{A} \times 0.5\text{m} / R_{\text{csn}} = 10\mu\text{A}$
 $R_{\text{csn}} = 100\text{ ohm}$

$V_{mon} = 1.2V_{觸發ocp}$
 $V_{mon} = (I_{in} \times R_{dc} / R_{csn}) \times R_{mon}$
 $1.2V = 30 \times 0.5m / 100 \times R_{mon}$
 $R_{mon} = 8K$

12VIN

CHOKE1
CH0.22u40A0.5m-HF

For Vcore

For NB

EC10 270u16SO

EC28 270u16SO

EC16 270u16SO

EC1 270u16SO

EC3 270u16SO

C669
C22u16X5/8

C71-2711891-F70

C71-2711891-F70

C71-2711891-F70

EDC: $I_{rms} = I_{out} / N * \sqrt{ND(1-ND)}$

NB:

TDC: $I_{rms} = I_{out} / N \cdot \sqrt{ND(1-ND)}$
 CORE:
 $D = V_{out} / V_{in} = 1.5 / 12 = 0.125$
 $N = \text{Phase number} = 4$
 $= 80 / 4 \cdot \sqrt{4 \cdot 0.125 \cdot [1 - 4 \cdot 0.125]}$
 $= 10A$

NB:
 $D = V_{out}/V_{in} = 1.2/12 = 0.1$
 $N = \text{Phase number} = 2$
 $= 65A / 2 \cdot \sqrt{2 \cdot 0.1 \cdot (1 - 2 \cdot 0.1)}$
 $= 13A$






```
EDC: Irms = Iout /N*SQRT{ND(1-ND)}
CORE:
D=Vout/Vin=1.5/12=0.125
N=Phase number=4
=125/4*SQRT{4*0.125*[1-4*0.125]}
=15.625A
```


NB:
 $D = V_{out}/V_{in} = 1.2/12 = 0.1$
 $N = \text{Phase number} = 2$
 $= 75A / 2 * \sqrt{2 * 0.1 * (1 - 2 * 0.1)}$
 $= 15A$

+12VIN


C25
C0.1u16X4

Close Power Connector





FCH LED Place under Heat-sink




LED

翺 : D0C-040S600-E07

フ : D0C-040S300-E07


EZ Debug LED




GPIO	GPIO97	GPIO98	GPIO99	GPIO100
LED	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
防滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

LED Control by SIO


2016.07.06 Use TPS25944L




Bottom LED




AM4 APU Detect LED Circuit




HEAT SINK




CPU Socket




Simulation




MANUAL PART



Optics Orientation Holes




OPT	Configure	BOM	Function
		601-7A38-A01	XXXX




MICRO-START INT'L CO.,LTD.

Title BOM Option		
Size Custom	Document Number MS-7A38	Rev 6.0
Date: Wednesday, September 26, 2018 Sheet 55 of 60		



Moat Cap



RTC & Clear CMOS Circuit

